📚 Question Bank Q39 — Computer Organization and Architecture
Tags
Computer Organization and Architecture
Q39. Marks: +2.0 UGC NET Paper 2: Computer Science 7th Dec 2023 Shift 2
A system bus in which each data item is transferred during a time slice known in advance to both units source and destination is called:
1.MIMD
2.DMA
3.asynchronous bus
4.synchronous bus ✓ Correct
📄 All “Computer Organization and Architecture” questions across papers
🏷 Change Tag for this Question